Elbrus 2000
| Produced | 2008 |
|---|---|
| Designed by | Moscow Center of SPARC Technologies (MCST) |
| Common manufacturer(s) | |
| Max. CPU clock rate | 300 MHz |
| Instruction set | Elbrus, x86 |
| Cores | 1 |
The Elbrus 2000, E2K (Russian: Эльбрус 2000) is a Russian 512-bit wide VLIW microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC.
It supports two instruction set architecture (ISA):
Thanks to its unique architecture Elbrus 2000 can execute 20 instructions per clock, so even with its modest clock speed it can compete with much faster clocked superscalar microprocessors when running in native VLIW mode.
For security reasons the Elbrus 2000 architecture implements dynamic data type-checking during execution. In order to prevent unauthorized access, each pointer has additional type information that is verified when the associated data is accessed.
...
Wikipedia